A modified approach for Feed-Through logic (FTL) is developed in this paper to provide improved power delay product (PDP). FTL is examined against proposed approach, by analysis through computer simulation. It is shown that the modified FTL has low power consumption and high speed over existing FTL. Based on the performance the given approach is found very efficient for high speed arithmetic or pipelining circuit. Furthermore, the sensitivity of both the approaches is investigated against power supply and capacitive load. Investigation suggests that the given approach has improved delay product over FTL.
INTRODUCTION
Recently, FTL are extensively being researched due to its high speed over standard CMOS circuit [1] . It provides high performance operation for delay critical circuit like arithmetic or pipelining circuit [2] , [3] . The basic principle of FTL is domino logic but with an additional feature of pre-evaluation of output before all input is valid. This pre-evaluation of output increases the speed of a digital circuit. Moreover, FTL overcomes the shortcomings of domino logic like inability to provide non inverting logic, problem of charge sharing, monotonic nature of output and need of extra inverter at output, with reduced chip area [4] , [5] . FTL has numerous applications like direct cascading of dynamic CMOS, to produce differential output, to design iterative networks. This paper presents a modified approach in FTL which results in reduced delay and power consumption as compared to the conventional design. This paper is organized as follows: Section 2 briefly describe the principle of operation for FTL. In Section 3 modified FTL is presented, Section 4 provides analysis of modified FTL and FTL for inverter circuit, Section 5 gives performance analysis of RCA and chain of 3-inverters. Finally, Section 6 gives conclusion.
PRINCIPLE OF FTL
FTL, given in Figure 1 , works in two phases, Reset phase and Evaluation phase [1] , [2] . It can be shown, when clock is 'HIGH', the output node is pulled to zero value because transistor Tr is 'ON' and transistor T P is 'OFF'. When clock goes 'LOW', reset transistor Tr is turned 'OFF' and T p becomes 'ON' resulting in charging or discharging of output node with respect to input. Reset Transistor T r always provide 0->1 transition, initially in evaluation phase, therefore outperforms the dynamic CMOS in cascading structure. When dynamic CMOS is cascaded, produced result may be false due to 1-> 0 transition in evaluation phase. Figure 2 cascading of dynamic circuit is shown. When the clock signal falls, the output of a cascaded gate begins to rise up to the threshold voltage V TH of the next gate. At this point all the gates in the circuit are in high gain. This high gain characteristic distinguishes FTL from other logic families. At this point, small variation in input produces large variation in output as compared to other logic families where output changes when input cross the threshold voltage [6] . Therefore, in FTL, with valid inputs, output takes transition either from V TH to V OH or from V TH to V OL.. This phenomenon makes FTL fast. In FTL based cascaded system, special care must be taken to avoid dissimilar capacitive load at different output nodes. The effect of dissimilar capacitive load is shown in Figure 3 for a chain of 10-inverters with 1fF capacitive load. In this approach, the role of additional transistor T a is to increases the dynamic resistance of the PDN. Due to which the output node discharges up to V OL value greater than the V OL of FTL. The trade-off in V OL results for less high to low propagation delay from V TH to V OL . In addition to the reduced delay in modified FTL, power consumption also reduces because of increased value of V OL . The dynamic power consumption of a digital circuit is given by
Here, α is switching activity, C L is the load capacitance, V DD is supply voltage, f max is the maximum operating frequency and V(x) is the power delivered by the source during low to high transition. Increased value of V OL reduces V(x) in modified FTL. Therefore, modified FTL has lower power consumption than in FTL. 
ANALYSIS OF MODIFIED FTL AND FTL 4.1 Results for inverter
In performance analysis of modified FTL against FTL, we have used 180 nm CMOS process technology model library from UMC, using the parameters for typical process corner at 25 o C. Power supply V DD is taken 1.8 V throughout the simulations. Circuits are simulated using Cadence Spectre tool. In this section the performance of inverters based on both approaches is compared. The FTL and modified FTL inverters are shown in Figure 5 and Figure 6 respectively. 1fF capacitive load is taken in the analysis. The values obtained for various performance metrics like propagation delay, power dissipation and power delay product (PDP) are summarized in Table 1 . 
Sensitivity Analysis of Modified FTL against FTL
This section investigates Sensitivity of Modified FTL and FTL with variation in load capacitance and supply voltage VDD. The respective investigated results are given in Figure  8 For high value of V DD , the resistance becomes independent of V DD and the value of resistance offered is very small but as the value of V DD approaches V TH , the resistance increases exponentially. As a result, the resistance of PDN increases in Modified FTL than in FTL causing higher delay. 
ANALYSIS OF 3-STAGE INVERTER AND 1-BIT RCA
This section compares the results of 3-stage inverter and 1-bit full adder with 1fF capacitive load. To manage the effect of dissimilar capacitive load, 1 fF capacitive load is used at output node. Capacitance of appropriate value at output node also avoids the problem of glitch in dynamic circuit. Circuit diagram considered for the full adder in the analysis can be found in [2, figure 4] .The values obtained for various performance metrics like propagation delay, power dissipation and power delay product (PDP) are summarized in Table 2 and 3. Results in Table 2 clearly verify that the Modified FTL provides lesser delay, lower power consumption and improved PDP for both 3-stage inverter and 1-bit full adder. The reduction in delay for 3-stage inverter is 5.47% with improved PDP by 8.255% whereas for 1-bit full adder delay is reduced by 18.215% and PDP is improved by 19.496%. Figure 9 shows propagation delay versus number of adder bits which also verify faster operation of Modified FTL for different configurations of full adder. 
CONCLUSION
In the era of high speed digital circuits FTL gives advantage of having lesser delay and smaller power consumption compared to any other logic families in literature. This paper presented a Modified FTL based on partial evaluation concept. According to the result in tables, Modified FTL is suitable for high speed arithmetic, pipelining and filter circuit design over FTL. Modified FTL also has lesser delay, reduced power consumption and improved PDP.
